Claims

- 1 1. A method for forming a micro-mechanical component in a semiconductor
- wafer comprising a membrane layer supported on a handle layer with a buried
- insulating layer disposed between the membrane layer and the handle layer, the
- 4 micro-mechanical component being formed in the membrane layer, and a
- 5 communicating opening extending through the handle layer and the buried insulating
- 6 layer exposing the micro-mechanical component, the method comprising the steps

7 of:

8

9

10

- forming at least one trench extending through the membrane layer for defining the micro-mechanical component therein, each trench exposing a portion of the buried insulating layer bridging the trench.
- 11 applying a support layer to each bridging portion of the buried insulating 12 layer, the support layer extending across each trench, and being applied to each
- bridging portion of the buried insulating layer prior to the bridging portion being
- 14 exposed by the communicating opening through the handle layer for supporting the
- bridging portion for preventing rupturing of the buried insulating layer when the
- buried insulating layer is exposed by the communicating opening through the handle
- 17 layer.
- 1 2. A method as claimed in Claim 1 in which the support layer is applied to each
- bridging portion of the buried insulating layer by back filling the corresponding trench
- 3 formed in the membrane layer with material for forming the support layer.
- 1 3. A method as claimed in Claim 1 in which the support layer is applied to the
- 2 surface of the micro-mechanical component in a plane parallel to the plane of the
- 3 exposed surface of the membrane layer for preventing bowing of the micro-
- 4 mechanical component when the communicating opening has been formed in the
- 5 handle layer, and prior to the buried insulating layer adjacent the micro-mechanical
- 6 component exposed by the communicating opening being removed.
- A method as claimed in Claim 1 in which the support layer is applied to the
- 2 entire exposed surface of the micro-mechanical component.

- 5. A method as claimed in Claim 1 in which the support layer is applied to the
- 2 exposed surface of the membrane layer adjacent the micro-mechanical component.
- 1 6. A method as claimed in Claim 1 in which the support layer is applied to the
- 2 entire exposed surface of the membrane layer.
- 7. A method as claimed in Claim 1 in which the support layer is deposited.
- 8. A method as claimed in Claim 1 in which the support layer is an oxide
- 2 support layer.
- 1 9. A method as claimed in Claim 8 in which the depth of the oxide support layer
- 2 is in the range of 0.4μm to 2μm.
- 1 10. A method as claimed in Claim 9 in which the depth of the oxide support layer
- 2 is in the order of 1µm.
- 1 11. A method as claimed in Claim 1 in which the support layer is of photo-resist
- 2 material.
- 1 12. A method as claimed in Claim 11 in which the depth of the photo-resist
- 2 support layer is in the range of 1μm to 10μm.
- 1 13. A method as claimed in Claim 12 in which the depth of the photo-resist
- 2 support layer is in the order of 5μm.
- 1 14. A method as claimed in Claim 1 in which the support layer comprises a first
- support layer, and a second support layer applied over the first support layer.
- 1 15. A method as claimed in Claim 14 in which the first support layer is an oxide
- 2 layer.
- 1 16. A method as claimed in Claim 15 in which the oxide of the first support layer
- 2 is deposited.
- 1 17. A method as claimed in Claim 16 in which the first support layer of oxide is of

- 2 depth in the range of 0.4µm to 1.5µm.
- 1 18. A method as claimed in Claim 17 in which the first support layer of oxide is of
- 2 depth in the order of 1µm.
- 1 19. A method as claimed in Claim 14 in which the second support layer is a
- 2 silicon based layer.
- 1 20. A method as claimed in Claim 19 in which the second support layer is a
- 2 deposited layer.
- 1 21. A method as claimed in Claim 19 in which the second support layer is a
- 2 polysilicon layer.
- 1 22. A method as claimed in Claim 21 in which the second support layer of
- 2 polysilicon is of depth in the range of 1μm to 10μm.
- 1 23. A method as claimed in Claim 22 in which the second support layer of
- 2 polysilicon is of depth in the order of 4µm.
- 1 24. A method as claimed in Claim 19 in which the second support layer
- 2 comprises a silicon wafer bonded to the first support layer.
- 1 25. A method as claimed in Claim 24 in which the second support layer in the
- form of a silicon wafer, while it is acting as a support layer is of depth in the range of
- 3 5μm to 100μm.
- 1 26. A method as claimed in Claim 25 in which the second support layer in the
- 2 form of a silicon wafer, while it is acting as a support layer is of depth in the order of
- 3 **20µm**.
- 1 27. A method as claimed in Claim 14 in which an access opening is etched
- 2 through the second support layer for providing access to the micro-mechanical
- 3 component through the second support layer, and the portion of the first support
- 4 layer adjacent the micro-mechanical component is removed through the access
- 5 opening.

- 1 28. A method as claimed in Claim 1 in which the portion of the buried insulating
- 2 layer exposed by the communicating opening and the support layer are removed
- when the communicating opening has been formed in the handle layer.
- 1 29. A method as claimed in Claim 28 in which the portion of the buried insulating
- 2 layer exposed by the communicating opening is removed before the support layer is
- 3 removed.
- 1 30. A method as claimed in Claim 28 in which the support layer and the portion
- of the buried insulating layer exposed by the communicating opening are
- 3 simultaneously removed.
- 1 31. A method as claimed in Claim 1 in which the micro-mechanical component is
- a micro-mirror supported in the membrane layer by a pair of tethers located on
- 3 opposite sides of the micro-mirror for defining a pivot access about which the micro-
- 4 mirror is tiltable.
- 1 32. A method as claimed in Claim 1 in which the depth of the membrane layer is
- 2 in the range of 2μm to 30μm.
- 1 33. A method as claimed in Claim 1 in which the depth of the membrane layer is
- 2 in the order of 3µm.
- 1 34. A method as claimed in Claim 1 in which the buried insulating layer is of
- 2 depth in the range of 0.2μm to 1μm.
- 1 35. A method as claimed in Claim 1 in which the buried insulating layer is in the
- 2 order of 0.4 µm.
- 1 36. A semiconductor wafer comprising:
- 2 a handle layer,
- a membrane layer supported on the handle layer,
- a buried insulating layer disposed between the membrane layer and the
- 5 handle layer, and
- a micro-mechanical component formed in the membrane layer and supported

- 7 therein, the semiconductor wafer being formed according to the method as claimed
- 8 in Claim 1.
- 1 37. A semiconductor wafer as claimed in Claim 36 in which a communicating
- 2 opening extends through the handle layer to the micro-mechanical component.
- 1 38. A semiconductor wafer comprising:
- 2 a handle layer,
- 3 a membrane layer supported on the handle layer,
- a buried insulating layer disposed between the membrane layer and the handle layer,
- a micro-mechanical component formed in the membrane layer by at least one trench extending through the membrane layer, and supported therein, and
- a communicating opening extending through the handle layer and the buried insulating layer to the micro-mechanical component, wherein
- prior to forming the communicating opening a support layer is applied to each bridging portion of the buried insulating layer, the support layer extending across
- each trench, and being applied to each bridging portion of the buried insulating layer
- prior to the bridging portion being exposed by the communicating opening through the handle layer for supporting the bridging portion for preventing rupturing of the
- buried insulating layer when the buried insulating layer is exposed by the
- communicating opening through the handle layer, the support layer being removed
- 17 subsequently.